



Hardware Validation & Verification Plan

for the

<Program Name>

Document No: <Doc Number>

Revision: -

<Name>, Program Manager

Date

<Name>, Technical Project Lead

Date

<Name>, Engineer

Date

<Name>, Quality Engineer

Date

Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.

Table of Contents

SECTION	PAGE
1.0 INTRODUCTION	6
1.1 Purpose.....	6
1.2 Scope	6
1.3 Acronyms and Abbreviations	7
1.4 Applicable Documents	8
1.4.1 <i>External Documents</i>	8
1.4.2 <i>Internal Documents</i>	8
2.0 VALIDATION AND VERIFICATION METHODS AND DATA	9
2.1 Analysis of Outputs Methods	10
2.2 Hardware Planning Process Verification Activities and Data	11
2.2.1 <i>Hardware Planning Process Inputs</i>	11
2.2.2 <i>Hardware Planning Process Reviews and Analyses</i>	11
2.2.2.1 Hardware Verification Plan Review.....	11
2.2.2.2 Hardware Planning Review	12
2.3 Hardware Requirements Process Verification Activities and Data.....	14
2.3.1 <i>Hardware Requirements Process Verification Objectives</i>	14
2.3.2 <i>Hardware Requirements Process Inputs</i>	14
2.3.3 <i>Hardware Requirements Process Reviews and Analyses</i>	14
2.3.3.1 Hardware Requirements Document Review.....	16
2.3.3.2 Hardware Requirements Review.....	17
2.3.3.3 Analysis of Hardware Requirements.....	18
2.3.3.4 System and Hardware Requirements Trace Analysis.....	18
2.4 Hardware Design Process Verification Activities and Data.....	19
2.4.1 <i>Hardware Design Process Verification Objectives</i>	19
2.4.2 <i>Hardware Design Process Inputs</i>	19
2.4.3 <i>Hardware Design Process Reviews and Analyses</i>	19
2.4.3.1 Functional Failure Path Analysis	20
2.4.3.2 Hardware Design Description Review	21
2.4.3.3 Hardware Preliminary Design Review	21
2.4.3.4 Hardware Critical Design Review	22
2.4.4 <i>Reviews and Analyses of Hardware Architecture</i>	23
2.4.5 <i>Reviews and Analyses of Low-Level Hardware Design</i>	23
2.5 Hardware Implementation Process Verification Activities and Data	24
2.5.1 <i>Hardware Implementation Process Verification Objectives</i>	24
2.5.2 <i>Validation and Verification Process Inputs</i>	24
2.5.3 <i>Hardware Implementation Process Reviews and Analyses</i>	24
2.5.3.1 Hardware Description Language File Review	24
2.5.3.2 Hardware Description Language Review	24
2.5.4 <i>Reviews and Analyses of Hardware Description Language</i>	26

- 2.6 Integration Process Verification Activities and Data..... 27
 - 2.6.1 *Integration Process Verification Objectives* 27
 - 2.6.2 *Integration Process Inputs* 27
 - 2.6.3 *Integration Process Reviews and Analyses*..... 27
 - 2.6.3.1 Binary Load Review..... 28
 - 2.6.3.2 System Integration Review 28
 - 2.6.3.3 Reviews and Analysis of the Binary Load 28
- 2.7 Hardware Testing Process Verification Activities and Data 29
 - 2.7.1 *Hardware Testing Process Verification Objectives* 29
 - 2.7.2 *Validation and Verification Process Inputs*..... 29
 - 2.7.3 *Hardware Testing Process Reviews and Analyses*..... 29
 - 2.7.3.1 Elemental Analysis 30
 - 2.7.3.2 Elemental Analysis Method 30
 - 2.7.3.2.1 Statement Coverage 31
 - 2.7.3.2.2 Branch Coverage 31
 - 2.7.3.2.3 Condition and Expression Coverage 31
 - 2.7.3.2.4 Directed and Focused Expression Coverage 31
 - 2.7.3.2.5 Toggle Coverage 32
 - 2.7.3.3 Elemental Analysis Results Resolution 32
 - 2.7.3.4 Shortcomings in Verification Test Cases or Procedures 32
 - 2.7.3.4.1 Inadequacies in Requirements 32
 - 2.7.3.4.2 Unused Functions..... 32
 - 2.7.3.5 Element of No Safety Consequence 32
 - 2.7.3.6 Elemental Analysis Lifecycle Data 33
 - 2.7.3.7 Hardware Verification Cases and Procedures Document Review 34
 - 2.7.3.8 System Verification Review 34
 - 2.7.3.9 Reviews and Analyses of Test Cases, Test Procedures, and Results 35
 - 2.7.3.9.1 Review Checklists for Test Cases, Procedures, and Results..... 36
 - 2.7.4 *Hardware Test Execution* 36
 - 2.7.4.1 Simulation and On-Target Testing 37
 - 2.7.4.2 Test Environment 38
 - 2.7.4.3 Requirements-Based Test Cases 38
 - 2.7.4.4 Normal Range Test Cases 39
 - 2.7.4.5 Robustness Test Cases 39
 - 2.7.4.6 Requirements-Based System Verification Testing Methods 39
 - 2.7.4.6.1 Assess results of requirements-based tests..... 39
 - 2.7.4.6.2 Assess failure explanations and rework 40
 - 2.7.5 *Process-Specific Activities* 41
 - 2.7.5.1 Test Case Development 41
 - 2.7.5.2 Test Case Verification 42
 - 2.7.5.3 Test Procedure Development 42
 - 2.7.5.4 Test Procedure Verification 43
 - 2.7.5.5 Coverage Analysis Verification 43
 - 2.7.5.6 Testing Environment 44
 - 2.7.5.7 Test Execution..... 44
 - 2.7.5.8 Test Results Verification..... 45
- 3.0 VERIFICATION INDEPENDENCE 46**
 - 3.1 Peer Reviews 47

4.0 VERIFICATION ENVIRONMENT	48
4.1 Tools	48
4.1.1 <i>Qualification of Verification Tools</i>	48
4.2 Test Procedure Structure	50
5.0 ORGANIZATIONAL RESPONSIBILITIES.....	52
5.1 Responsibilities	52
5.1.1 <i>Program Manager</i>	52
5.1.2 <i>Hardware Engineering</i>	53
5.1.3 <i>Independent Verification and Validation (IV&V)</i>	53
5.1.4 <i>Hardware Configuration Management</i>	54
5.1.5 <i>Hardware Process Assurance</i>	55
5.1.6 <i>FAA Hardware Designated Engineering Representative</i>	56
APPENDIX A: HARDWARE PLANNING REVIEW CHECKLIST.....	57
APPENDIX B: HARDWARE REQUIREMENTS REVIEW CHECKLIST	59
APPENDIX C: HARDWARE PRELIMINARY DESIGN REVIEW CHECKLIST	61
APPENDIX D: HARDWARE CRITICAL DESIGN REVIEW CHECKLIST	63
APPENDIX E: HARDWARE IMPLEMENTATION REVIEW CHECKLIST.....	65
APPENDIX F: HARDWARE INTEGRATION REVIEW CHECKLIST	66
APPENDIX G: HARDWARE VERIFICATION REVIEW CHECKLIST	68
APPENDIX H: HARDWARE CONFORMITY REVIEW CHECKLIST	71
APPENDIX I: PEER REVIEW CHECKLIST - PLANNING	76
APPENDIX J: PEER REVIEW CHECKLIST – REQUIREMENTS	81
APPENDIX K: PEER REVIEW CHECKLIST – CONCEPTUAL DESIGN.....	85
APPENDIX K: PEER REVIEW CHECKLIST – DETAIL DESIGN	89
APPENDIX L: PEER REVIEW CHECKLIST - IMPLEMENTATION.....	93
APPENDIX M: PEER REVIEW CHECKLIST - INTEGRATION.....	97
APPENDIX N: PEER REVIEW CHECKLIST – TEST PROCEDURES	99
APPENDIX O: PEER REVIEW CHECKLIST – TEST RESULTS	102