



# Hardware Requirements Standards

for the

<Program Name>

Document No: <Doc Number>

Revision: -

\_\_\_\_\_  
<Name>, Program Manager

\_\_\_\_\_  
Date

\_\_\_\_\_  
<Name>, Technical Project Lead

\_\_\_\_\_  
Date

\_\_\_\_\_  
<Name>, Engineer

\_\_\_\_\_  
Date

\_\_\_\_\_  
<Name>, Quality Engineer

\_\_\_\_\_  
Date

## Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.



## Table of Contents

Section	Page
<b>1.0 INTRODUCTION .....</b>	<b>5</b>
1.1 Purpose.....	5
1.2 Scope .....	5
1.3 Acronyms and Abbreviations .....	6
1.4 Applicable Documents .....	7
1.4.1 <i>External Documents</i> .....	7
1.4.2 <i>Internal Documents</i> .....	7
<b>2.0 HARDWARE REQUIREMENTS STANDARDS .....</b>	<b>8</b>
2.1 Characteristics of Requirements Data .....	10
2.1.1 <i>Unambiguous</i> .....	10
2.1.2 <i>Complete</i> .....	10
2.1.3 <i>Verifiable</i> .....	10
2.1.4 <i>Consistent</i> .....	10
2.1.5 <i>Modifiable</i> .....	10
2.1.6 <i>Traceable</i> .....	11
2.1.7 <i>Unique</i> .....	11
<b>3.0 DEVELOPMENT METHODS.....</b>	<b>12</b>
3.1 System Level Requirements .....	12
3.1.1 <i>System Level Requirements Output</i> .....	13
3.2 Hardware Requirements .....	13
3.2.1 <i>Input Requirements</i> .....	15
3.2.2 <i>Functional Requirements</i> .....	15
3.2.3 <i>Output and Performance Requirements</i> .....	15
3.2.4 <i>Timing Requirements</i> .....	15
3.2.5 <i>Boolean Requirements</i> .....	15
3.2.6 <i>Textual Case Format</i> .....	16
3.2.7 <i>Robustness Requirements</i> .....	16
3.2.7.1 Behavioral Hardware Requirements .....	17
3.2.7.2 Structural Hardware Requirements .....	18
3.2.7.3 Physical Hardware Requirements.....	18
<b>4.0 REQUIREMENTS NOTATION .....</b>	<b>20</b>
4.1 System Level Requirement Notation .....	20
4.1.1 <i>System Level Place Holder for Derived Requirements</i> .....	20
4.1.2 <i>System Level Requirements Identification</i> .....	20
4.2 Hardware Requirements Notation.....	21
4.3 Derived Hardware Requirements Notation .....	21
4.4 Requirements Traceability.....	22
<b>5.0 DERIVED HARDWARE REQUIREMENTS.....</b>	<b>23</b>
5.1 Output of Derived Hardware Requirements That <b>Are Not</b> Traceable.....	23
5.2 Output of Derived Hardware Requirements That <b>Are</b> Traceable .....	23

<b>6.0</b>	<b>REQUIREMENTS DEVELOPMENT TOOLS</b> .....	<b>24</b>
6.1	Requirements Traceability Management System.....	24
<b>7.0</b>	<b>APPENDIX A: HARDWARE REQUIREMENTS DOCUMENT EXAMPLE</b> .....	<b>25</b>
<b>8.0</b>	<b>SYSTEM OVERVIEW</b> .....	<b>26</b>
8.1	System Functional Description.....	26
8.2	System Architecture.....	26
8.3	2.3 System Requirements.....	27
<b>9.0</b>	<b>HARDWARE OVERVIEW</b> .....	<b>29</b>
9.1	Hardware Functions .....	29
9.2	Hardware Architecture.....	29
9.2.1	<i>Computation</i> .....	30
9.2.2	<i>Entry/Exit sensor</i> .....	31
9.2.3	<i>Keypad Entry Panel</i> .....	31
9.2.4	<i>Display Panel</i> .....	31
9.2.5	<i>PIC Controller Interface &amp; Fault Monitoring</i> .....	32
9.2.5.1	<i>PIC Controller &amp; ARINC 429 FPGA Interface</i> .....	33
9.3	Hardware Safety and Partitioning.....	34
<b>10.0</b>	<b>HARDWARE REQUIREMENTS IDENTIFICATION</b> .....	<b>35</b>
10.1	System Level Requirements Allocated to Hardware.....	35
10.2	High-Level Hardware Requirements Definition.....	35
10.3	Regulatory Compliance.....	35
10.4	Computation.....	35
10.5	Entry / Exit Detection.....	36
10.6	Keypad Entry .....	36
10.7	Display.....	36
10.8	Fault Monitoring and ARINC 429 Data Transmit.....	37
<b>11.0</b>	<b>REQUIREMENTS TRACEABILITY MATRIX</b> .....	<b>40</b>