



Hardware Design Standards

for the

<Program Name>

Document No: <Doc Number>

Revision: -

<Name>, Program Manager

Date

<Name>, Technical Project Lead

Date

<Name>, Engineer

Date

<Name>, Quality Engineer

Date

Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.

Table of Contents

Section	Page
1.0 INTRODUCTION	5
1.1 Purpose.....	5
1.2 Scope	5
1.3 Acronyms and Abbreviations	6
1.4 Applicable Documents	7
1.4.1 <i>External Documents</i>	7
1.4.2 <i>Internal Documents</i>	7
2.0 DESIGN GUIDELINES	8
2.1 Design Entry Guidelines.....	8
2.1.1 <i>Top-level Design</i>	8
2.1.2 <i>Functional Block Design</i>	8
2.1.3 <i>Hierarchical Design</i>	8
2.1.4 <i>Synchronous/Asynchronous Design</i>	8
2.1.5 <i>Gated Clock</i>	8
2.1.6 <i>Revision Label</i>	9
2.1.7 <i>Source Readability</i>	9
2.2 Post-Route Guidelines	9
2.2.1 <i>Static Timing Analysis</i>	9
2.3 Process-Related Guidelines	9
2.3.1 <i>Device & Tool Selection</i>	9
2.3.2 <i>Traceability & Archive</i>	10
2.3.3 <i>Prototype Activity</i>	10
2.3.4 <i>Design Description</i>	10
2.3.5 <i>Previously Developed Module</i>	10
3.0 FUNCTIONAL FAILURE PATH ANALYSIS	11
3.1 Introduction.....	11
3.2 Conducting the Functional Failure Path Analysis	11
3.2.1 <i>Identify Functions and Design Assurance Levels</i>	11
3.2.2 <i>Propose Architecture</i>	12
3.2.3 <i>Identify FFP's</i>	12
3.2.4 <i>Define Implementation and Check for Potential Common Mode FFP's</i>	12
3.2.5 <i>Choose Design Assurance Strategy</i>	12
3.2.6 <i>Accept Design Assurance Strategy</i>	12
3.2.7 <i>Decompose FFP's</i>	12
3.2.8 <i>Modify Implementation</i>	12
3.2.9 <i>Revise Architecture</i>	12
4.0 DESIGN PROCESS	13
4.1 Initial Design	13
4.1.1 <i>Inputs</i>	13
4.1.2 <i>Outputs</i>	13
4.1.3 <i>Process</i>	13
4.2 Detail Design with Functional Simulation	14
4.2.1 <i>Inputs</i>	14
4.2.2 <i>Outputs</i>	14

4.2.3	<i>Process</i>	14
4.3	Synthesis	15
4.3.1	<i>Inputs</i>	15
4.3.2	<i>Outputs</i>	15
4.3.3	<i>Process</i>	15
4.4	Place & Route	16
4.4.1	<i>Inputs</i>	16
4.4.2	<i>Outputs</i>	16
4.4.3	<i>Process</i>	16
4.5	Post-Route Simulation	17
4.5.1	<i>Inputs</i>	17
4.5.2	<i>Outputs</i>	17
4.5.3	<i>Process</i>	17
4.6	Device Programming and Test	18
4.6.1	<i>Inputs</i>	18
4.6.2	<i>Outputs</i>	18
4.6.3	<i>Process</i>	18
4.7	Documentation Release	19
5.0	TOOLS	20