



Hardware Accomplishment Summary

for the

<Program Name>

Document No: <Doc Number>

Revision: -

<Name>, Program Manager

Date

<Name>, Technical Project Lead

Date

<Name>, Engineer

Date

<Name>, Quality Engineer

Date

Notice

This document and the information contained herein are the property of <Company Name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <Company Name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.

Table of Contents

Section	Page
1.0 INTRODUCTION	7
1.1 Purpose.....	7
1.2 Scope	7
1.3 Part Number and Nomenclature	7
1.4 Team Members and Signature Authority.....	8
1.4.1 <i>Independent Reporting Structure</i>	9
1.5 Acronyms and Abbreviations	10
1.6 Applicable Documents	11
1.6.1 <i>External Documents</i>	11
1.6.2 <i>Internal Documents</i>	11
2.0 SYSTEM OVERVIEW	12
2.1 System Top Level Block Diagram	12
2.1.1 <i>List of Major Functions Allocated To System-Level Hardware</i>	13
2.1.1.1 List of Major Functions Allocated To Complex Hardware	13
2.1.1.1.1 FPGA #1	13
2.1.1.1.2 FPGA #2	13
2.1.1.2 List of Major Functions Allocated To Software.....	13
2.1.1.2.1 DSP #1	13
2.1.1.2.2 Microcontroller #1	13
2.2 System Functional Description	14
2.2.1 <i>System Failure Conditions</i>	15
2.2.2 <i>High-Level Hardware Functions and Contribution to Potential Failures</i>	15
3.0 HARDWARE OVERVIEW.....	16
3.1 Hardware Functions	16
3.1.1 <i>Computation</i>	17
3.1.2 <i>Entry/Exit sensor</i>	18
3.1.3 <i>Keypad Entry Panel</i>	18
3.1.4 <i>Display Panel</i>	18
3.1.5 <i>PIC Controller Interface & Fault Monitoring</i>	19
3.1.5.1 PIC Controller & ARINC 429 FPGA Interface	20
3.2 Hardware Safety and Partitioning	21
3.3 Hardware Device Characteristics	22
3.3.1 <i>FPGA Device #1</i>	22
3.3.1.1 Device Identification.....	22
3.3.1.2 SEU Susceptibility	22
3.3.1.3 Errata Sheet Analysis	22
3.3.1.4 Operation Under Environmental Conditions	22
3.3.1.5 Hardware Functionality Allocated To Device	22
3.3.2 <i>FPGA Device #2</i>	22
3.3.2.1 Device Identification.....	22
3.3.2.2 SEU Susceptibility	22
3.3.2.3 Errata Sheet Analysis	23
3.3.2.4 Operation Under Environmental Conditions	23
3.3.2.5 Hardware Functionality Allocated To Device	23

3.4	COTS Hardware Identification.....	23
3.4.1	Intellectual Property (IP) Core(s)	23
3.4.2	COTS Components.....	23
3.5	Safety and Partitioning	23
4.0	CERTIFICATION CONSIDERATIONS	24
4.1	Certification Basis and Means of Compliance	24
4.2	Issue Papers and Certification Review Items (CRI)	24
4.3	Hardware Level Determination.....	24
4.4	Compliance Matrix	27
5.0	HARDWARE DESIGN LIFECYCLE.....	43
5.1	Team Member Responsibilities	44
5.2	Relationship Between Processes and Activities	48
5.3	Interaction Among Processes.....	49
5.4	Planning Process.....	51
5.4.1	Planning Process Objectives	51
5.4.2	Planning Process Deviations from the PHAC	51
5.5	Requirements Capture Process	55
5.5.1	Requirements Capture Process Objectives	55
5.5.2	Requirements Capture Process Deviations from the PHAC	55
5.6	Conceptual Design Process.....	56
5.6.1	Conceptual Design Process Objectives	56
5.6.2	Conceptual Design Process Deviations from the PHAC	56
5.7	Detail Design Process	57
5.7.1	Detail Design Process Objectives.....	57
5.7.2	Detail Design Process Deviations from the PHAC.....	57
5.8	Implementation Process	58
5.8.1	Implementation Process Objectives	58
5.8.2	Implementation Process Deviations from the PHAC.....	58
5.9	Testing Process	59
5.9.1	Testing Process Objectives.....	59
5.9.2	Testing Process Deviations from the PHAC.....	59
5.10	Production Transition Process	60
5.10.1	Production Transition Process Objectives.....	60
5.10.2	Production Transition Process Deviations from the PHAC.....	60
6.0	HARDWARE DESIGN LIFE CYCLE DATA	61
6.1	Overview.....	61
6.2	Trace Data.....	61
6.2.1	Trace Data Objective Evidence of Compliance	62
6.3	Hardware Lifecycle Data To Be Produced and Controlled.....	63
6.4	Hardware Lifecycle Data Submitted To Certification Authority.....	68
6.5	Hardware Control Categories.....	69
6.6	Hardware Lifecycle Data DER Delegation.....	70

7.0 PREVIOUSLY DEVELOPED HARDWARE	71
8.0 ADDITIONAL CONSIDERATIONS	72
8.1 Safety Considerations.....	72
8.2 Use of Commercial-Off-The-Shelf (COTS) Components.....	72
8.3 Tool Assessment and Qualification.....	72
8.3.1 <i>Development Tools</i>	73
8.3.1.1 Qualification of Development Tools.....	73
8.3.2 <i>Verification Tools</i>	74
8.3.2.1 Qualification of Verification Tools.....	74
9.0 ALTERNATIVE METHODS.....	75
10.0 HARDWARE IDENTIFICATION.....	76
10.1 Part Number Hierarchy	76
10.2 System Part Number Legend	76
10.3 Hardware Part Number Legend	76
11.0 CHANGE HISTORY	77
11.1 Hardware Change History	77
12.0 HARDWARE STATUS.....	78
13.0 COMPLIANCE STATEMENT	79

List of Figures

Figure 1-1 Independent Reporting Structure	9
Figure 2-1 System Level Block Diagram	12
Figure 2-2 System Functional Diagram.....	14
Figure 5-1 Relationship Between Processes and Activities	48
Figure 5-2 Consolidated Lifecycle Flow Diagram.....	49
Figure 5-3 Lifecycle Process Feedback Flow Diagram.....	50
Figure 5-4 Hardware Development Process	54

List of Tables

Table 1-1 Part Number and Nomenclature	7
Table 1-2 Team Members and Signature Authority	8
Table 2-1 System Failure Conditions	15
Table 4-1 List of Compliance Documents	24
Table 4-2 List of Issue Papers and CRI's	24
Table 4-3 Design Assurance Levels	25
Table 4-4 Compliance Matrix – Planning Process	28
Table 4-5 Compliance Matrix – Requirements Capture Process	29
Table 4-6 Compliance Matrix – Conceptual Design Process	30
Table 4-7 Compliance Matrix – Detailed Design Process	31
Table 4-8 Compliance Matrix – Implementation Process	33
Table 4-9 Compliance Matrix – Production Transition Process	35
Table 4-10 Compliance Matrix – Validation and Verification Process	38
Table 4-11 Compliance Matrix – Configuration Management Process	39
Table 4-12 Compliance Matrix – Process Assurance Process	40
Table 4-13 Compliance Matrix – Certification Liaison Process	41
Table 4-14 Compliance Matrix – Appendix B Design Assurance Considerations	42
Table 5-1 Team Member Responsibilities	47
Table 5-2 Planning Process Objectives	51
Table 5-3 Requirements Capture Process Objectives	55
Table 5-4 Conceptual Design Process Objectives	56
Table 5-5 Detail Design Process Objectives	57
Table 5-6 Implementation Process Objectives	58
Table 5-7 Hardware Testing Process Objectives	59
Table 5-8 Production Transition Process Objectives	60
Table 6-1 Lifecycle Data To Be Produced	67
Table 6-2 Lifecycle Data To Certification Authority	68
Table 6-3 Hardware Control Categories	69
Table 6-4 Hardware DER Delegation	70
Table 8-1 Hardware Development Tools	73
Table 8-2 Hardware Verification Tools	74
Table 10-1 Part Number Hierarchy	76
Table 10-2 System Part Number Legend	76
Table 10-3 Hardware Part Number Legend	76
Table 12-1 Hardware Status - Open Problem Reports	78